TLB Invalidate Pair operation.
This is an alias of SYSP. This means:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | op1 | 1 | 0 | 0 | x | CRm | op2 | Rt | |||||||||||
L | CRn |
TLBIP <tlbip_op>{, <Xt1>, <Xt2>}
is equivalent to
SYSP #<op1>, <Cn>, <Cm>, #<op2>{, <Xt1>, <Xt2>}
and is the preferred disassembly when SysOp(op1, CRn, CRm, op2) == Sys_TLBIP .
<tlbip_op> |
Is a TLBIP operation name, as listed for the TLBIP system pair instruction group,
encoded in
|
<Xt1> |
Is the 64-bit name of the first optional general-purpose source register, defaulting to '11111', encoded in the "Rt" field. |
<Xt2> |
Is the 64-bit name of the second optional general-purpose source register, defaulting to '11111', encoded as "Rt" +1. Defaults to '11111' if "Rt" = '11111'. |
The description of SYSP gives the operational pseudocode for this instruction.
Internal version only: aarchmrs v2024-03_relA, pseudocode v2024-03_rel, sve v2024-03_rel ; Build timestamp: 2024-03-26T09:45
Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.