The CNTCR characteristics are:
Enables the counter, controls the counter frequency setting, and controls counter behavior during debug.
The power domain of CNTCR is IMPLEMENTATION DEFINED. Some or all RW fields of this register have defined reset values. These apply only on a reset of the reset domain in which the register is implemented. The register is not affected by a reset of any other reset domain.
For more information, see 'Power and reset domains for the system level implementation of the Generic Timer'.
CNTCR is a 32-bit register.
The CNTCR bit assignments are:
31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
RES0 | FCREQ | RES0 | HDBG | EN |
Reserved, RES0.
Frequency change request. Indicates the number of the entry in the Frequency modes table to select.
Selecting an unimplemented entry, or an entry that contains 0, has no effect on the counter.
The maximum number of entries in the Frequency modes table is IMPLEMENTATION DEFINED up to a maximum of 1004 entries, see 'The Frequency modes table'. An implementation is only required to implement an FCREQ field that can hold values from 0 to the highest supported Frequency modes table entry. Any unrequired most-significant bits of FCREQ can be implemented as RES0.
This field resets to 0.
Reserved, RES0.
Halt-on-debug. Controls whether a Halt-on-debug signal halts the system counter:
HDBG | Meaning |
---|---|
0b0 |
System counter ignores Halt-on-debug. |
0b1 |
Asserted Halt-on-debug signal halts system counter update. |
This field resets to an architecturally UNKNOWN value.
Enables the counter:
EN | Meaning |
---|---|
0b0 |
System counter disabled. |
0b1 |
System counter enabled. |
This field resets to 0.
In a system that supports Secure and Non-secure memory maps the CNTControlBase frame, that includes this register, is implemented only in the Secure memory map.
Component | Frame | Offset | Instance |
---|---|---|---|
Timer | CNTControlBase | 0x000 | CNTCR |
Accesses on this interface are RW.
12/01/2022 09:56; 05a4944b4b04e7ab50def8c126b479d22136f35b
Copyright © 2010-2022 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.