DCZID_EL0, Data Cache Zero ID register

The DCZID_EL0 characteristics are:

Purpose

Indicates the block size that is written with byte values of 0 by the DC ZVA (Data Cache Zero by Address) System instruction.

Configuration

Attributes

DCZID_EL0 is a 64-bit register.

Field descriptions

The DCZID_EL0 bit assignments are:

6362616059585756555453525150494847464544434241403938373635343332
RES0
RES0DZPBS
313029282726252423222120191817161514131211109876543210

Bits [63:5]

Reserved, RES0.

DZP, bit [4]

Data Zero Prohibited. This field indicates whether use of DC ZVA instructions is permitted or prohibited.

DZPMeaning
0b0

Instructions are permitted.

0b1

Instructions are prohibited.

The value read from this field is governed by the access state and the values of the HCR_EL2.TDZ and SCTLR_EL1.DZE bits.

BS, bits [3:0]

Log2 of the block size in words. The maximum size supported is 2KB (value == 9).

Accessing the DCZID_EL0

Accesses to this register use the following encodings:

MRS <Xt>, DCZID_EL0

op0op1CRnCRmop2
0b110b0110b00000b00000b111

if PSTATE.EL == EL0 then return DCZID_EL0; elsif PSTATE.EL == EL1 then return DCZID_EL0; elsif PSTATE.EL == EL2 then return DCZID_EL0; elsif PSTATE.EL == EL3 then return DCZID_EL0;




12/01/2022 09:56; 05a4944b4b04e7ab50def8c126b479d22136f35b

Copyright © 2010-2022 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.